


## **OSD-2828OGDEDF01**

# Application note Evaluation Kit User Guide

### **REVISION HISTORY**

Date	Page	Contents	Version
2005/09/23		Preliminary	Preliminary

### **EVK Schematic**



#### Symbol define

**D0-D8**: These pins are 9-bit bi-directional data bus to be connected to the MCU's data bus.

BS1,BS2,BS3: These input pins are used to configure MCU interface selection by appropriate logic setting, which is described in the following table. User can fixed these pins by jump (J3, J4). Unlike BS0~2 are can control by hardware, BS3 is control by software command 0xA0 only.BS0 has already fixed to GND.

	6800-parallel interface (8 bit)	8080-parallel interface (8 bit)	6800-parallel interface (16 bit)	8080-parallel interface (16 bit)	Serial interface
BS0	0	0	1	1	0
BS1	0	1	0	1	0
BS2	1	1	1	1	0
BS3	0	0	0	0	0

	interface interface interf		6800-parallel interface (18 bit)	8080-parallel interface (18 bit)
BS0	0	0	1	1
BS1	0	1	0	1
BS2	1	1	1	1
BS3	1	1	1	1

Table 1 - MCU Interface Selection Setting

**E/RD#:** This pin is MCU interface input. When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the chip is selected.

When connecting to an 8080-microprocessor, this pin receives the Read (RD) signal. Data read operation is initiated when this pin is pulled low and the chip is selected. When serial interface is selected, this pin E(RD) must be connected to VSS.

**R/W#**: This pin is MCU interface input. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Read mode will be carried out when this pin is pulled high and write mode when low.

When 8080 interface mode is selected, this pin will be the Write (WR) input. Data write operation is initiated when this pin is pulled low and the chip is selected. When serial interface is selected, this pin R/W must be connected to VSS.

**D/C#**: This pin is Data/Command control pin. When the pin is pulled high, the data at D0-D17 is

treated as display data. When the pin is pulled low, the data at D0-D17 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the timing characteristics diagrams at following pages and datasheet.

**RES#**: This pin is reset signal input. When the pin is low, initialization of the chip is executed.

**CS#**: This pin is the chip select input. The chip is enabled for MCU communication only when CS is pulled low.

**VCC**: This is the most positive voltage supply pin of the chip.

**VDD**: Power supply pin for logic operation of the driver.

**GND**: Power supply ground.

 $VDD = 2.4 \text{ to } 3.5V, TA = -40 \text{ to } 85^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
tosw	Write Data Setup Time	40		ı	ns
t <sub>DHW</sub>	Write Data Hold Time	15		-	ns
t <sub>ohr</sub>	Read Data Hold Time	20	-	-	ns
tон	Output Disable Time	-	-	70	ns
tacc	Access Time	-		140	ns
PW <sub>csL</sub>	Chip Select Low Pulse Width (read)	120			ns
FVVCSL	Chip Select Low Pulse Width (write)	60	-	,	115
PWcsh	Chip Select High Pulse Width (read)	60			ns
FVVCSH	Chip Select High Pulse Width (write)	60	-		113
t <sub>R</sub>	Rise Time	-	•	15	ns
t <sub>F</sub>	Fall Time		-	15	ns

Table 2 6800-Series MPU Parallel Interface Timing Characteristics




Figure 1 6800-series MPU parallel interface characteristics

Note: When 9 bit used: D<sub>0</sub> ~ D<sub>8</sub> instead.

 $VDD = 2.4 \text{ to } 3.5V, TA = -40 \text{ to } 85^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	-	ns
t <sub>AS</sub>	Address Setup Time	0	-	-	ns
t <sub>AH</sub>	Address Hold Time	0	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	40	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	15	-	-	ns
tohr	Read Data Hold Time	20	-	-	ns
tон	Output Disable Time	-	-	70	ns
t <sub>ACC</sub>	Access Time	-	-	140	ns
PW <sub>csl</sub>	Chip Select Low Pulse Width (read)	120	-	-	ns
	Chip Select Low Pulse Width (write)	60			
PWcsh	Chip Select High Pulse Width (read)	60	-	-	ns
	Chip Select High Pulse Width (write)	60			
t <sub>R</sub>	Rise Time	-	-	15	ns
t <sub>F</sub>	Fall Time	-	-	15	ns

Table 3 8080-Series MPU Parallel Interface Timing Characteristics




Figure 2 8080-series MPU parallel interface characteristics

Note: When 9 bit used:  $D_0 \sim D_8$  instead.

 $VDD = 2.4 \text{ to } 3.5V, TA = -40 \text{ to } 85^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	250	-	-	ns
t <sub>AS</sub>	Address Setup Time	150	-		ns
t <sub>AH</sub>	Address Hold Time	150	-	-	ns
t <sub>css</sub>	Chip Select Setup Time	120		-	ns
t <sub>csh</sub>	Chip Select Hold Time	60	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	100		-	ns
t <sub>DHW</sub>	Write Data Hold Time	100		-	ns
t <sub>clkl</sub>	Clock Low Time	100	-	-	ns
t <sub>cLKH</sub>	Clock High Time	100			ns
t <sub>R</sub>	Rise Time	-	,	15	ns
t <sub>F</sub>	Fall Time	-	,	15	ns

**Table 4 Serial Interface Timing Characteristics** 




Figure 3 Serial interface characteristics




Figure 4 EVK PCB and OLED Module




Figure 5 the module and EVK assembled (Top view)

Because the package of OSD-2828OGDEDF01 is COF, that the connect pads are on the top of the module, and the connector which on the EVK PCB board is double size connect type. So when assemble the module with EVK. The module must face up first and plug into the connector. When finished assembled the module and EVK, then push the locking pad to lock the module. See the figure 5.

When finished assembled the module and EVK. User can use leading wire to connect EVK with customer's system. The example shows as figure 6.





Figure 7 control MCU connect with EVK

Note 1: It is the external most positive voltage supply. In this sample is connected to power supply.



#### **RD recommends Initial Code:**

```
void Initial ic(void)
     IOCLR=0xffffffff:
                                 //data=0
     IOSET=bE RD;
     IOCLR=bD_C|bR_W|bCS;
     Reset_SSD1339();
                          // Set Re-map / Color Depth
     write_c(0xa0);
     write_d(0xb4);
                                         R->G->B
                          // 262K 8bit
     write_c(0xa1);
                          // Set display start line
     write_d(0x00);
                          // 00h start
     write c(0xa2);
                          // Set display offset
     write d(0x80);
                          // 80h start
     write c(0xA6);
                           // Normal display
     write_c(0xad);
                          // Set Master Configuration
                          // DC-DC off & external VcomH voltage & external pre-charge voltage
     write d(0x8e);
     write_c(0xb0);
                          // Power saving mode
     write d(0x05);
     write_c(0xb1);
                          // Set pre & dis_charge
     write_d(0x11);
                          // pre=1h dis=1h
     write_c(0xb3);
                          // clock & frequency
                          // clock=Divser+1 frequency=fh
     write d(0xf0);
     write_c(0xbb);
                          // Set pre-charge voltage of color A B C
     write d(0x1c);
                          // color A
     write_d(0x1c);
                          // color B
     write_d(0x1c);
                          // color C
     write_c(0xbe);
                          // Set VcomH
     write_d(0x1f);
                          //
     write_c(0xc1);
                          // Set contrast current for A B C
     write_d(0xaa);
                          // Color A
                          // Color B
     write d(0xb4);
     write d(0xc8);
                          // Color C
     write c(0xc7);
                          // Set master contrast
     write_d(0x0f);
                          // no change
     write_c(0xca);
                          // Duty
     write_d(0x7f);
                          // 127+1
     write_c(0xaf);
                          // Display on
}
void Reset_SSD1339(void)
     IOCLR=bRES;
     Delay 1ms(100);
     IOSET=bRES;
}
void write_c(unsigned char out_command)
     IOCLR=bD C;
     IOCLR=bCS;
     IOCLR=bR W;
     IOCLR=0x000000ff;
     IOSET=out_command;
     IOSET=bR_W;
     IOSET=bCS;
     IOSET=bD_C;
}
```